module adder(
    input       [31:0]    data1_in,
    input       [31:0]    data2_in,
    output  reg [31:0]    data_out
);


always @(data1_in or data2_in) begin
  data_out = data1_in + data2_in;
end
  
endmodule